



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/746,796	12/22/2000	Ariel Cohen	00-162 1496.0047	9162

24319 7590 05/18/2004

LSI LOGIC CORPORATION
1621 BARBER LANE
MS: D-106 LEGAL
MILPITAS, CA 95035

EXAMINER

HARKNESS, CHARLES A

ART UNIT	PAPER NUMBER
----------	--------------

2183

DATE MAILED: 05/18/2004

6

Please find below and/or attached an Office communication concerning this application or proceeding.

2

Office Action Summary

Application No.

09/746,796

Applicant(s)

COHEN ET AL.

Examiner

Charles A Harkness

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 13 February 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-22 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-22 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- 1) ☐ Certified copies of the priority documents have been received.
 - 2) ☐ Certified copies of the priority documents have been received in Application No. _____.
 - 3) ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date <u>4</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. In view of the remarks regarding the title, the objection to the specification has been withdrawn.
2. In view of the remarks regarding the claim objection, the objection to the claims has been withdrawn.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 1-6, 8-9, 12-14, and 17-19 are rejected under 35 U.S.C. 102(b) as being anticipated by Hilgendorf et al, U.S. Patent Number 5,925,124 (herein referred to as Hilgendorf).
5. Referring to claim 1 Hilgendorf has taught an apparatus comprising:

a circuit configured to translate instruction codes of a first instruction set on-the-fly into addresses into a microcode memory (Hilgendorf abstract figures 1 and 2, reference number 104 and 106 of figure 1, column 3 lines 8-56, column 7 lines 9-30; the opcode of the first instruction set is translated to addresses used to indicate a set of internal instruction in the translation table, which is implemented using memory, thus the translation table is a microcode memory; the translation into addresses occurs as each new external instruction's opcode is forwarded to the address translation, which is on-the-fly) containing sequences of instruction codes of a second instruction set that emulate a functionality of the instruction codes of the first instruction set (Hilgendorf abstract figures 1 and 2, column 3 lines 8-56).

Art Unit: 2183

6. Referring to claim 2 Hilgendorf has taught wherein said sequences of instruction codes of said second instruction set generated in response to said instruction codes of said first instruction set are stored in a cache (Hilgendorf abstract figures 1 and 2, column 3 lines 8-56, column 7 lines 9-17).

7. Referring to claim 3 Hilgendorf has taught wherein said circuit comprises a decoder configured to generate said addresses into said microcode memory (Hilgendorf abstract figures 1 and 2, reference number 104 and 106 of figure 1, column 3 lines 8-56, column 7 lines 9-30).

8. Referring to claim 4 Hilgendorf has taught wherein predetermined sequences of said instruction codes of said first instruction set are used to address said microcode memory (Hilgendorf abstract figures 1 and 2, column 3 lines 8-56, column 7 lines 9-30).

9. Referring to claim 5 Hilgendorf has taught wherein addresses into said microcode memory are generated by a look-up-table in response to said instruction codes of said first instruction set (Hilgendorf abstract figures 1 and 2, column 3 lines 8-56, column 7 lines 9-30).

10. Referring to claim 6 Hilgendorf has taught wherein said instruction codes of said second instruction set comprise native instructions of a target processor (Hilgendorf abstract figures 1 and 2, column 3 lines 8-56, column 7 lines 9-17, column 12 lines 17-38; the instructions that are to be executed must be of the same architecture as the host computer).

11. Referring to claim 8 Hilgendorf has taught wherein said microcode memory can be reprogrammed to support different processors (Hilgendorf column 3 lines 45-56, column 4 lines 51-61).

12. Referring to claim 9 Hilgendorf has taught wherein said circuit is configured to format the sequences of instruction codes of said second instruction set according to an opcode format

Art Unit: 2183

of a processor (Hilgendorf abstract figures 1 and 2, column 3 lines 8-56, column 9 lines 42-59, column 12 lines 17-38; the instructions that are to be executed must be of the same architecture as the host computer).

13. Referring to claim 12 Hilgendorf has taught wherein said circuit comprises a native instruction sequence generator circuit (Hilgendorf abstract figures 1 and 2, column 3 lines 8-56, column 9 lines 42-59, column 12 lines 17-38; the instructions that are to be executed must be of the same architecture as the host computer).

14. Referring to claim 13 Hilgendorf has taught wherein said circuit is coupled between processor and a memory system (Hilgendorf abstract figures 1 and 2, column 3 lines 8-56, column 12 lines 17-38, column 6 lines 54-61; the external instruction comes from memory and the internal instruction is sent on to the execution unit to be processed).

15. Referring to claim 14 Hilgendorf has taught wherein said circuit is configured to (i) directly connect said processor and said memory system during a first state of operation and (ii) during a second state of operation, communicate with said processor as though said circuit was the memory system and communicate with said memory system as though said circuit was the processor (Hilgendorf abstract figures 1 and 2, column 3 lines 8-56, column 12 lines 17-38, column 6 lines 54-61; the external instruction comes from memory and the internal instruction is sent on to the execution unit to be processed).

16. Referring to claim 17 Hilgendorf has taught an apparatus comprising:

means for translating instruction codes of a first instruction set on-the-fly into addresses into a microcode memory containing sequences of instruction codes of a second instruction set that emulate a functionality of the instruction codes of said first instruction set (Hilgendorf

abstract figures 1 and 2, reference number 104 and 106 of figure 1, column 3 lines 8-56, column 7 lines 9-30; the opcode of the first instruction set is translated to addresses used to indicate a set of internal instruction in the translation table, which is implemented using memory, thus the translation table is a microcode memory; the translation into addresses occurs as each new external instruction's opcode is forwarded to the address translation, which is on-the-fly);

means for receiving said instruction codes of said first instruction set (Hilgendorf abstract figures 1 and 2, column 3 lines 8-56, column 12 lines 17-38, column 6 lines 54-61; the external instruction comes from memory and the internal instruction is sent on to the execution unit to be processed); and

means for presenting said sequence of instruction codes of said second instruction set (Hilgendorf column 9 lines 14-19).

17. Referring to claim 18 Hilgendorf has taught a method for on-the-fly translation of instructions of a first instruction set into instructions of a second instruction set comprising the steps of:

(A) receiving an instruction code of said first instruction set (Hilgendorf abstract figures 1 and 2, column 3 lines 8-56, column 12 lines 17-38, column 6 lines 54-61; the external instruction comes from memory and the internal instruction is sent on to the execution unit to be processed);

(B) generating an address into a microcode memory in response to said instruction code of said first instruction set using a hardware translator, wherein said address points to a sequence of: instruction codes of said second instruction set that will emulate said instruction code of said first instruction set (Hilgendorf abstract figures 1 and 2, reference number 104 and 106 of figure

Art Unit: 2183

1, column 3 lines 8-56, column 7 lines 9-30; the opcode of the first instruction set is translated to addresses used to indicate a set of internal instruction in the translation table, which is implemented using memory, thus the translation table is a microcode memory; the translation into addresses occurs as each new external instruction's opcode is forwarded to the address translation, which is on-the-); and

(C) presenting said sequence of instruction codes of said second instruction set (Hilgendorf column 9 lines 14-19).

18. Referring to claim 19 Hilgendorf has taught wherein step B comprises the sub-step of: selecting said address from a look-up table in response to said instruction code of solid first instruction set (Hilgendorf abstract figures 1 and 2, column 3 lines 8-56, column 7 lines 9-30).

19. Referring to claim 22 Hilgendorf has taught wherein said microcode memory further comprises one or more of (i) a size for each sequence of instruction codes of said second instruction set (Hilgendorf figure 3 reference number 300, column 8 line 65-column 9 line 3), (ii) a value representing how many bytes an instruction uses from said instruction codes of said first instruction set, and (iii) a stack change variable indicating whether the stack increases or decreases due to said instruction codes of said first instruction set and by how much.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person

Art Unit: 2183

having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

20. Claims 10, 12, and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hilgendorf in view of Martin U.S. Patent Number 4,439,828 (herein referred to as Martin).

21. Referring to claims 10, 11, and 20 Hilgendorf has not taught wherein said circuit is configured to detect optimizable sequences of instruction codes on-the-fly. Martin has taught wherein said circuit is configured to detect optimizable sequences of instruction codes on-the-fly (Martin abstract column 2 lines 20-52). It would have been obvious to one of ordinary skill in the art at the time of the invention to be configured to detect optimizable sequences of instruction codes on-the-fly. Since Martin shows us that one instruction can take the place of two or more instructions, and that this function improves performance (Martin column 2 lines 20-30), by allowing other locations in the instruction buffer to be open, and by allowing for a single instruction to take the place of multiple instructions, the processor would also save time. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to be configured to detect optimizable sequences of instruction codes on-the-fly to save time in executing.

22. Claims 7 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hilgendorf.

23. Referring to claim 7 Hilgendorf has not explicitly taught wherein said target processor is selected from the group consisting of MIPS, ARM, and Motorola 68K. However, Hilgendorf has taught that the translation circuit can translate the first instruction code into many different codes by replacing the translation table's contents (Hilgendorf column 4 lines 51-61). Since the MIPS, ARM, and Motorola 68K are all commonly used processors in the art, one of ordinary skill in the

Art Unit: 2183

art at the time of the invention would have recognized that one would use this invention to translate a plurality of instructions from one code type to one of the code types of the MIPS, ARM, and Motorola 68K processors. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention would have made the translation table able to translate instruction to a format to one of the MIPS, ARM, or Motorola 68K processors since these processors are commonly used in industry and would be widely available for use in many systems.

24. Referring to claim 15 Hilgendorf has not explicitly wherein said instruction codes of said first instruction set comprise Java bytecodes. However, Hilgendorf has taught that the translation circuit can translate the first instruction code into many different codes by replacing the translation table's contents (Hilgendorf column 3 lines 45-56, column 4 lines 51-61). Since Java is a commonly used programming language, one of ordinary skill in the art at the time of the invention would have recognized that you could execute Java code on a computer using Hilgendorf's invention, by translating the code to the host's instruction code. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to translate Java code into the host's computer code since Java is a popular and widely used programming language, and many programs would already be written in Java.

25. Claims 16 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hilgendorf in view of Gee et al., U.S. Patent Number 6,374,286 (herein referred to as Gee).

26. Referring to claim 16 Hilgendorf has not explicitly taught wherein said circuit comprises a portion of a Java virtual machine implemented in hardware. Gee has taught wherein said circuit comprises a portion of a Java virtual machine implemented in hardware (Gee column 2 line 38-

Art Unit: 2183

67). One of ordinary skill in the art would recognize that by having a hardware version of the Java Virtual Machine would allow it to operate more quickly, as shown by Gee. This will allow for a higher throughput and thus allow the operations to complete more quickly, which is important with real-time applications. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to implement part of the Java Virtual Machine in hardware to allow for quicker execution of the Java bytecodes.

27. Referring to claim 21 Hilgendorf has not taught wherein said sequences of instruction codes of said instruction set comprise one or more virtual stack references. Gee has taught wherein said sequences of instruction codes of said instruction set comprise one or more virtual stack references (Gee column 7 lines 1-10). Gee has taught that having a hardware implementation of at least part of the Java Virtual Machine to allow the system to execute Java bytecodes more efficiently (Gee column 2 line 38-67). One of ordinary skill in the art would recognize that by having a hardware version of the Java Virtual Machine would allow it to operate more quickly, as shown by Gee. This will allow for a higher throughput and thus allow the operations to complete more quickly, which is important with real-time applications. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to implement part of the Java Virtual Machine in hardware to allow for quicker execution of the Java bytecodes.

Response to Arguments

28. Applicant's arguments filed 2/13/04, paper number 5, have been fully considered but they are not persuasive.

Art Unit: 2183

29. In the remarks, in regard to the rejection of claim 1, Applicant argues in essence that:

“...Hilgendorf appears silent regarding translating instruction codes on-the-fly, as presently claimed.”

30. This is not found persuasive. Applicant's have not clearly defined what “on-the-fly” means, therefore, leaving the definition to the reader. The Examiner has interpreted the phrase to mean “to operate once given data”. This could also mean that the address is calculated in the same cycle, which is how the address translation operates in Hilgendorf. Given the broad language of the limitation, the claim is open to interpretation, and is taught by Hilgendorf.

31. In the remarks, in regard to the rejection of claim 1, Applicant argues in essence that:

“...Hilgendorf is silent about a microcode containing sequences of instruction codes of a second instruction set that emulate a functionality of the instruction codes of the first instruction set....”

32. This is not found persuasive. Hilgendorf has taught a system using a translation table, which is implemented using memory, and contains sets of internal instructions, or microcodes, which “replace”, or are translated from, external, or a first, instruction set. (Hilgendorf abstract figures 1 and 2, reference number 104 and 106 of figure 1, column 3 lines 8-56, column 7 lines 9-30; the opcode of the first instruction set is translated to addresses used to indicate a set of internal instruction in the translation table, which is implemented using memory, thus the translation table is a microcode memory).

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Charles A Harkness whose telephone number is 703-305-7579. The examiner can normally be reached on 8:00 A.M. – 5:30 P.M. with every other Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 703-305-9712. The fax phone numbers for the organization where this application or proceeding is assigned are 703-746-7239 for regular communications and 703-746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-7579.

Charles Allen Harkness

Patent Examiner

Art Unit 2183

May 10, 2004



EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100